

“If you were plowing a field, which would you rather use? Two strong oxen or 1024 chickens?”

- Seymour Cray





A decorative border composed of various colored squares and L-shaped tiles in shades of blue, orange, yellow, pink, and dark blue, framing the central text.

SPEEDRUN INTO MASSIVE DATA

A decorative border composed of various colored squares and L-shaped tiles in shades of blue, orange, yellow, pink, and dark blue, framing the central text.

SPEEDRUN INTO MASSIVE DATA

A decorative border composed of various Tetris pieces in different colors (dark blue, light blue, orange, red, yellow, pink) arranged in a pixelated pattern around the edges of the slide.

SPEEDRUN INTO MASSIVE DATA

> START GAME
OPTIONS
EXIT GAME

A decorative border composed of various Tetris pieces in different colors (dark blue, light blue, orange, red, yellow, pink) arranged in a pixelated pattern around the edges of the slide.

SPEEDRUN INTO MASSIVE DATA

> START GAME
OPTIONS
EXIT GAME

Name

>



BitSpire



Name

> S I E V E N





BitSpire



<https://steven-giesel.com>

MOTIVATION



MOTIVATION

```
public readonly partial struct Guid
```

```
    private static bool EqualsCore(in Guid left, in Guid right)
```

```
    {  
        if (Vector128.IsHardwareAccelerated)
```

```
        {
```

```
            return Vector128.LoadUnsafe(source: ref Unsafe.As<Guid, byte>|
```

```
        }  
    }
```

```
public static partial class Enumerable
```

```
    public static double Average(this IEnumerable<int> source)
```

```
    {  
        if (source.TryGetSpan(out ReadOnlySpan<int> span))
```

```
        {  
            if (Vector.IsHardwareAccelerated && span.Length >=
```

```
                {
```

```
public static partial class Convert
```

```
    public static string ToBase64String(ReadOnlySpan<byte> span)
```


```
    {  
        if (Vector128.IsHardwareAccelerated
```

```
        {
```

FLYNN'S TAXONOMY



FLYNN'S TAXONOMY



FLYNN'S TAXONOMY

SISD


SIMD

Instruction Stream

Data Stream

MISD

MIMD



FLYNN'S TAXONOMY

SISD

SIMD


LIHQ

Instruction Stream

Data Stream

MISD

MIMD



FLYNN'S TAXONOMY

SISD

SIMD

LIHQ


Data Stream

Instruction Stream

PLHQ
TPL

MISD

MIMD



FLYNN'S TAXONOMY

SISD

SIMD

LIHQ


Data Stream

Instruction Stream

PLINQ
TPL

MISD

MIMD



FLYNN'S TAXONOMY

SISD

SIMD

LIHQ

Instruction Stream


Data Stream

VERY SPECIALIZED
PROCESSORS

PLHQ
TPL

MISD

MIMD



FLYNN'S TAXONOMY

SISD

SIMD

LIHQ

THIS AMAZING TALK!!!

Instruction Stream

Data Stream

VERY SPECIALIZED
PROCESSORS

PLIHQ
TPL

MISD

MIMD



FLYNN'S TAXONOMY

SISD

SIMD

LIHQ

iiii>tl gnizaw sihl
But also:
Cuda, OpenCL, Shaders,
System.Numerics.Vector

Data Stream


VERY SPECIALIZED
PROCESSORS

PLIHQ
TPL


MISD

MIMD


Instruction Stream




Single Instruction Single Data




Single Instruction Single Data




Single Instruction Single Data




Single Instruction Single Data




Single Instruction Multiple Data




Single Instruction Multiple Data




Single Instruction Multiple Data



Single Instruction Multiple Data




Single Instruction Multiple Data




Single Instruction Multiple Data

ARCHITECTURE


ARCHITECTURE




ARCHITECTURE




ARCHITECTURE




ARCHITECTURE







ARCHITECTURE



ARCHITECTURE







ARCHITECTURE



Operation: 3 * [5, 9, 2, 8]





ARCHITECTURE



Operation: 3 * [5, 9, 2, 8]







ARCHITECTURE



Operation: 3 * [5, 9, 2, 8]







ARCHITECTURE



Operation: 3 * [5, 9, 2, 8]

↓
[15,]

ARCHITECTURE




Operation: 3 * [5, 9, 2, 8]


↓
[15,]

Total: 5 reads, 4ops, 4 writes


ARCHITECTURE




ARCHITECTURE







ARCHITECTURE



ARCHITECTURE






ARCHITECTURE



Operation: $[3, 3, 3, 3] * [5, 9, 2, 8]$

$[15, 27, 6, 24]$

ARCHITECTURE



Operation: $[3, 3, 3, 3] * [5, 9, 2, 8]$

$[15, 27, 6, 24]$

Total: 2 reads, 1 op, 1 write

SIMD (CPU)

- Has to be continuous memory slice
 - Therefore not every object is suitable for SIMD
- SIMD registers (like “normal” ones) have width (like 128-bit, 256-bit and so on)
- SIMD has its own instruction set (like add, mul, div and so on)

IMPLEMENTATIONS

IMPLEMENTATIONS

SSE3

SSE4.2

NEON

SSE

SSSE3

AUX

AUX2

MDMX

IMPLEMENTATIONS

SSE4.1

SSE4a

MMX

AdvSIMD

SSE2

AUX-512





**You can solve every problem with
another level of indirection,
except for the problem of too many
levels of indirection. - David Wheeler**

//

**You can solve every problem with
another level of abstraction,**

Abstraction

except for the problem of too many


//

abstractions in the wrong direction. - David Wheeler


Steven
Giesel

Vector<T>



Vector<T>




Vector<T>



Vector<T>




Vector<T>



Vector128





Vector256



Vector512

Vector<

>.Length




Vector128

Vector256

Vector512

Vector< int >.Length




Vector128

4



Vector256

8





Vector512

16

Vector<

>.Length




Vector128

Vector256

Vector512


Vector< byte >.Length



Vector128
16





Vector256
32



Vector512
64

Vector<

>.Length




Vector128

Vector256

Vector512


Vector<double>.Length



Vector128
2




Vector256
4







Vector512
8

CUDA / OPENCL

ARCHITECTURE







ARCHITECTURE




Operation: 3 * [5, 9, 2, 8]

ARCHITECTURE




Operation: 3 * [5, 9, 2, 8]


ARCHITECTURE




ARCHITECTURE




ARCHITECTURE




ARCHITECTURE




```
static void MyKernel(Index1D index, ArrayView<int> data)
{
    → if (index % 2 == 0)
    {
        data[index] = index * index;
    }
    else
    {
        data[index] = index + 1;
    }
}
```



```
static void MyKernel(Index1D index, ArrayView<int> data)
{
    if (index % 2 == 0)
    {
        data[index] = index * index;
    }
    else
    {
        data[index] = index + 1;
    }
}
```



SIMD (GPU)

- The “problem” has to be big
 - Latency between CPU/GPU (Copy)
- Problem has to be parallelizable
 - Data and operation should be independent